Service manuals, schematics, documentation, applications, datasheets, electronics

How to achieve timing - closure in high - end FPGAs

Using graph-based physical synthesis to achieve timing closure in high-capacity, high-performance FPGAs.
Details

2008-01-23 17:40:00

Back / to news list