Service manuals, schematics, documentation, applications, datasheets, electronics

Algorithm doubles memory at minimum latency

Algorithm doubles memory at minimum latency
Dubbed Crames, for Compressed RAM for Embedded Systems, the memory doubler algorithm developed by researchers from Northwestern University and NEC Laboratories partitions existing RAM into a solid-state disk that has two-time compression with minimal latency.
Details
2007-10-03 00:00:00
 
Back / to news list