Service manuals, schematics, documentation, applications, datasheets, electronics

How to turn every FPGA LVDS pair into a complete SERDES solution

An innovative new technology called Align Lock Loops (ALLs) forms the basis for implementing fast, simple, and affordable chip-to-chip and board-to-board communication.
Details

2007-09-26 18:37:00

Back / to news list