Service manuals, schematics, documentation, applications, datasheets, electronics

Jitter peaking and PLLs

Jitter peaking with each PLL degrades the timing of the input signal. As this signal passes through subsequent PLLs, jitter peaking can accumulate to cause instability or timing failures.
Details

2007-09-13 08:35:50

Back / to news list