Service manuals, schematics, documentation, applications, datasheets, electronics

Accellera Approves Functional Design Verification Standard

The new OVL standard improves electronic design quality and supports Assertion-Based Verification (ABV) with Verilog, SystemVerilog, VHDL and the Property Specification Language (PSL).
Details

2007-08-24 15:29:00

Back / to news list