Service manuals, schematics, documentation, applications, datasheets, electronics

Cadence and Mentor create free, open-source SystemVerilog methodology

OVM (Open Verification Methodology) aims to ease porting of verification IP across tool platforms.
Details

2007-08-16 08:51:39

Back / to news list