Service manuals, schematics, documentation, applications, datasheets, electronics

Designs need efficient floor plans at 45 nm

With the move to the 45-nanometer process node, more chip designs are going to be pad-limited, and die sizes will be directly affected by how efficiently I/Os are placed and sequenced.
Details

2007-07-30 13:00:00

Back / to news list