Service manuals, schematics, documentation, applications, datasheets, electronics
|
|
|
SiCortex tips x86 ASIC for HPC clusters
|
|
SiCortex tips x86 ASIC for HPC clusters |
Startup SiCortex settled on a custom system chip that integrates six MIPS Technologies 64-bit 5Kf cores running at up to 500MHz as well as a proprietary fabric switch architecture, two DDR memory controllers, a PCIe controller and 1.2MBytes of Level 2 cache. Details
2007-01-16 00:00:00
|
|
| |
|
|
|