Service manuals, schematics, documentation, applications, datasheets, electronics
|
|
|
Run practical power network synthesis
|
|
Run practical power network synthesis |
Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs where the sleep transistors are commonly designed as custom switch cells of fixed sizes. The method described in this article avoids this unrealistic assumption and introduces the concept of a "fake via" to enable power network synthesis using existing EDA tools.
Details
2008-05-09 00:00:00
|
|
| |
|
|
|