Service manuals, schematics, documentation, applications, datasheets, electronics
🗄 Catalog
🔎 Search
🗞 News
🌎 Links
🔒 Login
PL
|
SK
|
UA
|
EN
|
RU
PHY IP handles 5Gbit/s PCIe 2.0 PHY IP
PHY IP handles 5Gbit/s PCIe 2.0 PHY IP
Synopsys has rolled the DesignWare PHY IP for PCIe 2.0 (Gen II), based on the PCIe 2.0 base specification.
Details
2008-05-02 00:00:00
Back
/
to news list
Generate page: 0.003 sec
© DDR'Service, 2007-2026