Service manuals, schematics, documentation, applications, datasheets, electronics
 

Equivalence checker for FPGA optimizations
Equivalence checker for FPGA optimizations
To run formal equivalence checking on FPGAs today, designers typically have to turn off sequential optimizations made by synthesis tools. Startup OneSpin Solutions GmbH this week will introduce a solution that makes FPGA equivalence checking practical by supporting those optimizations.</P>
Details
2007-02-12 14:00:00
 
Back / to news list

Generate page: 0.002 sec © DDR'Service, 2007-2024