Service manuals, schematics, documentation, applications, datasheets, electronics

TI bares details of 45nm process

TI has revealed that its 45nm process uses strained silicon, immersion lithography and ultra-low k dielectrics to lower power and increase performance compared with its 65nm process, and double the number of chips produced on each 45nm silicon wafer.
Details

2008-02-07 00:00:00

Back / to news list